In this paper, a novel self-adjustable offset min-sum LDPC decoding algorithm is proposed for ISDB-S2 (Integrated Services Digital Broadcasting via Satellite -Second Generation) application. We present for the first time a uniform approximation of the check node operation through mathematical induction on Jacobian logarithm. The approximation theoretically shows that the offset value is mainly dependent on the difference between the two most unreliable inputs from the bit nodes and the algorithm proposed can adjust the offset value according to the inputs during the iterative decoding procedure. Simulation results for all 11 code rates of ISDB-S2 demonstrate that the proposed method can achieve an average of 0.15dB gain under the same Bit Error Rate (BER) performance, compared to the Min-sum based algorithms, and consumes only 1.21% computation complexity compared to BP-based algorithms in the best case.
INTRODUCTION
Low Density Parity Check (LDPC) code is an error correcting code first discovered in 1963 by Gallager [1] , and rediscovered by Mackay and Neal in 1996 [2] . In Japan, a next generation satellite broadcasting system named "Integrated Services Digital Broadcasting via Satellite -Second Generation (ISDB-S2)" was proposed by NHK (Japan Broadcasting Corporation), and is currently under the examination of Association of Radio Industries and Businesses (ARIB) [3] . To ensure the transmission quality and high error correction capability, LDPC code is selected as the error correction code for ISDB-S2 and is expected to achieve a Bit Error Rate (BER) of 10 −11 .
LDPC code can be efficiently decoded through messages exchange between check nodes and bit nodes by performing check node and bit node operations iteratively. Among decoding algorithms, Belief Propagation (BP) algorithm, also known as Sum Product algorithm, is well known for its good error correcting performance. However it is not hardware-friendly due to the necessity of implementing Hyperbolic functions [1] . Min-sum (MS) algorithm approximates BP algorithm with easy hardware implementation but greatly degrades the error correcting performance [4] .
Recently, many approaches have been proposed to trade off between the BER performance and hardware complexity. These approaches can be categorized as two kinds of schemes: MS-based schemes and BP-based schemes. The MS-based schemes aim at improving the error correcting performance of the MS algorithm by introducing a multiplied or additive factor, i.e., Normalized Min-sum (NMS) algorithm and Offset Min-sum (OMS) algorithm [5] . Later on, some further derivatives of OMS algorithm appear, such as the Degree-Matched Min-sum (DMMS) algorithm [6] which associates the offset with the degree of the check node, and the Adaptive Offset Min-sum (AOMS) algorithm [7] which adapts the offset according to the most unreliable information sent from the bit nodes. BPbased schemes, on the other hand, approximate the BP algorithm by calculating the Hyperbolic function term by term using Jacobian logarithm, such as Modified Min-sum (MMS) algorithm and Delta Min (DM) algorithm [8, 9] . Generally, BP-based algorithms outperform MS-based algorithms in BER performance, but they require larger hardware cost due to the iterative term-based implementation, as shown in Figure  1 . Specifically, for the LDPC codes in ISDB-S2, a maximum of 90 times of computation complexity is introduced compared to MS algorithm, which directly increases the hardware overhead and power consumption. As far as the high BER performance requirement of practical ISDB-S2 application is concerned, MS-based algorithms are not competent enough. On the other hand, the hardware and power overhead of BP-based algorithms also limit their practical usage for the highly parallel implementation of ISDB-S2 LDPC decoder. Therefore, a decoding scheme which can achieve a similar BER performance as BP-based algorithms while maintaining the low hardware cost, will become the trend of future LDPC decoder design for next generation satellite applications.
Motivated by this challenging design task, we proposed a hybrid decoding scheme as an initial attempt for both high BER performance and low hardware cost design. The algorithm improves the OMS algorithm by a uniform approximation to the check node computation while the approximation is derived through mathematical induction on Jacobian logarithm, adopted widely by BP-based algorithms. It utilizes a self-adjustable offset based on the difference of the two most unreliable input values from the bit nodes. The simulation results further demonstrate that the proposed method can not only improve the BER performance compared to the MS-based schemes with nearly no overhead in hardware cost, but also consumes far less hardware than the BP-based schemes.
The rest of the paper is organized as follows. Section 2 introduces the LDPC codes used in ISDB-S2. Section 3 describes LDPC decoding algorithms in detail. Section 4 discusses the proposed algorithm, its simulation result and hardware cost analysis, and finally Section 5 concludes. rows (M) are related to the code rate. And all the LDPC codes are structured QC LDPC codes, with a sub-block size of 374 × 374 [3] .
LDPC DECODING ALGORITHMS
Generally, LDPC decoding can be performed by the Two Phase Message Passing (TPMP) scheduling [2] or the layered scheduling (shuffled scheduling) [10] . The latter one was proved to be efficient for structured QC LDPC codes and converges two times faster than TPMP schedule. We utilize this layered schedule to meet the high performance requirement of ISDB-S2 application.
Layered LDPC decoding algorithm is mainly composed of three operations, i.e., bit node operation, check node operation and A Posteriori Probability (APP) update operation. Let α mn be the message sent from check node m to bit node n, β mn be the message sent from bit node n to check node m, and sum n be the APP message of the bit node n of the codeword and be initialized as λ n , which is the Log-Likelihood Ratios (LLR) of the received codeword from the channel. Then, the bit node operation, check node operation and APP update operation of the BP algorithm can be expressed as Equation (1), Equation (2) and Equation (3) β mn = sum n − α mn (1) α mn = 2 tanh
Since the check node function of BP algorithm is not hardware friendly, varies researches have been done to approximate the BP algorithm for better hardware implementation.
MS-based approximation
A simple approximation to Equation (2) is called Min-Sum algorithm which uses the minimum magnitude of input β as a replacement of the Hyperbolic functions, as shown in Equation (4) .
Although MS algorithm can be easily implemented in hardware, it suffers a large performance degrading which encourages further researches to find better approximation based on the MS algorithm. For instance, a normalization factor or offset factor is applied to the MS algorithm, which forms the well-known Normalized MS algorithm and Offset MS algorithm, as shown in Equation (5) and (6) [5] .
Note that the normalization factor γ and offset factor ε is not subject to change during the decoding procedure. Some recent progress claims that techniques to adjust the offset factor according to either the degree of the check node (DMMS algorithm [6] ) or the minimum output data from the check node (AOMS algorithm [7] ) can achieve better performance. However, DMMS requires significant computation power to determine the offset factor while the AOMS lacks sufficient theoretical evidence to support its approximation.
BP-based approximation
We first denote a basic computation in the check node operation of BP algorithm (Equation (2)) as function ⊗:
Therefore, Equation (2) can be simplified as Equation (8).
2 tanh Figure 2 : Iterative calculation for row operation using BP-based scheme Equation (7), the primitive form of Equation (8), can be expanded using Jacobian Logarithm (ln(e a + e b ) = max(a, b)+ln(1 + e −|a−b| )) twice as follows [8] :
where function f(x) is defined as f (x) = ln(1 + e −|x| ).
Since f(x) is not hardware friendly, several works focus on the approximation of Equation (9) . An MMS algorithm is proposed in [8] with Equation (10) as a substitution of Equation (9) . Similarly, a DM algorithm is proposed in [9] using Equation (11) to calculate the parameter D in Equation (10) .
Equation (10) and Equation (11) are then applied iteratively for the check node operation (Equation (8)). Figure 2 demonstrates this iterative computation process for message α m1 . In each iteration, the ⊗ function of the intermediate result and a β message is calculated. Therefore, for each α value, a total of (|A(m)| − 2) ⊗ computations are required. Since altogether there are |A(m)| α values to be calculated in one row, the computation complexity of the check node operation is proportional to |A(m)| × (|A(m)| − 2), which is relatively large for some codes in ISDB-S2.
PROPOSED ALGORITHM
In this section, a novel self-adjustable offset min-sum algorithm is proposed, in which a uniform approximation for the check node operation of the BP algorithm is developed through mathematical induction on Jacobian logarithm. The effectiveness of the proposed approximation is demonstrated by the simulation results of all the 11 parity check matrices in ISDB-S2, showing a better BER performance than MS-based schemes. The computation complexity and area cost are also analyzed to further exhibit that the proposed algorithm has much smaller hardware cost than the BP-based schemes.
Proposed approximation of BP algorithm
In order to reduce the computation complexity of check node operation, we first consider a general case as shown in Equation (12). Note that the general case is targeted here by considering n ∈ A(m) rather than n ∈ A(m)\n in Equation (2) . The exact calculation of α mn will be explained after the uniform approximation is derived.
tanh
Since function ⊗ holds commutative law, we can fairly assume that |β m1 | < |β m2 | < ... < |β mn |. Under this assumption, Equation (12) can be further expanded as Equation (13) through a mathematical induction based on Equation (9).
(13) The detailed proof of Equation (13) is listed below.
(1)The condition of n = 2 is already proved in Section 3.2.
(2)Suppose n = k is correct, consider the situation of n = k + 1
Since |A(m)| is usually a large number for ISDB-S2, the implementation of Equation (13) requires a large amount of hardware resources. Hence an efficient approximation to the equation to reduce hardware cost is a necessity. Based on the characteristics of function f(x), we find out that f(x) is a monotonically decreasing function with f (x) . = 0 when x > 2.5. Because of the relationships among |β m1 |,...,|β mn |, we can derive that |β m2 | − |β m1 | is the smallest one among all the arguments of f (x) in the equation, thus − f (|β m2 | − |β m1 |) becomes the dominant term of all the function f (x) terms. We can easily figure out, through the above derivation, the offset term is mainly dependent on the two most unreliable inputs from the bit nodes which are denoted as β min1 and β min2 from now on. However, simply keeping the dominant term and ignoring all the other ones degrades the precision of computation. Therefore, we further approximate all the other ones by multiplying a normalization factor or adding an offset factor to the dominant term − f (β min2 − β min1 ). In this work, we use the normalization factor γ and obtain Equation (14) as an approximation to Equation (13).
As can be seen from Equation (2), the computation of α mn is based on β mn values with n ∈ A(m)\n. However, Equation (14) is derived considering the β mn values with n ∈ A(m). In the following parts, we will discuss, in three different cases, how we derive the proposed approximation of Equation (2) 
• Case 3: |β mn | is neither |β min1 | nor |β min2 |. In this case |β min1 | and |β min2 | are still the minimum value and second minimum value among all β mn (n ∈ A(m)\n). Therefore,
So altogether three cases should be considered to implement Equation (14), which gives rise to additional design overhead. To solve the problem, we further simplify the check node operation. Through simulation, we notice that the computation of |β min3 |−|β min2 | in Case 1 can be approximated as |β min2 |−|β min1 | , and using −γ f (
for Case 2 incurs nearly no performance degrading. Hence, we combine three cases into one uniform expression shown in Equation (15), which greatly reduces the hardware implementation cost.
From Equation (15), we can see that the offset factor is selfadjustable, during the iterative decoding, according to the difference of the two most unreliable inputs from the bit nodes. Such adjustable scheme precisely models the variations of bit node messages, hence enhances the decoding efficiency.
Simulation results
Software simulation of the proposed decoding algorithm has been conducted for all 11 parity check matrices used in ISDB-S2. The QPSK modulation and AWGN channel is modeled in the simulation. A total of 10,771,200 input bits are used for simulation. The maximum number of iteration is set to 50, and the simulation program terminates when the decoded codeword is a valid one or the maximum iteration times are achieved. Figure 3 and Figure 4 illustrate the simulation result of the BER performance of BP, NMS, OMS, DMMS, AOMS, MMS, DM and the proposed decoding algorithm using layered scheduling for rate 4 , which will be mainly used in ISDB-S2 service. Except BP algorithm is simulated using floating values, all the intermediate messages of simulations for the other algorithms are coded in 6 bit sign-magnitude format and the APP message is realized in an 8 bit sign-magnitude format to avoid overflow. The parameters of all algorithms are chosen to optimize both the BER performance and hardware implementation as γ = 0.875 for NMS (Equation (5)), ε = 0.125 for OMS (Equation (6)), and γ = 0.125 for the proposed method (Equation (15)). Also, for simple hardware implementation, we use the same Δ function Δ(x) = max( [10] for approximation of function f (x) for the proposed algorithm in this work. It can be observed from the figure that the proposed algorithm achieves an average of 0.2dB gain compared to the MS-based algorithms, and sometimes even outperforms BP-based algorithms. 
Comparison of required CNR
In order to further analyze the efficiency of the proposed algorithm and its suitability to all the LDPC codes in ISDB-S2, we use a metric, called the required CNR. The required CNR is defined as the carrier-to-noise ratio when the BER exceeds 10 −11 for ISDB-S2 [11] . Because of the error floor free performance of ISDB-S2 code and relatively long computer simulation time to evaluate the BER downto the range of 10 −11 , in this work, we use the same evaluation method as [11] , namely extrapolation, to calculate the required CNR. The simulation uses 10 7 input data, if no error can be found in the simulation, it is fair to say that this point is free of error at BER = 10 −7 . We call this point "BER = 0 Observation Point", as shown in Figure 5 . In this figure, P1 and P2 are simulation points obtained from the computer simulation result. P3 is the BER=0 Observation Point and P4 is the point with the required CNR (CNR4). We calculate CNR4 as shown in Equation (16) using the extrapolation technique.
The results of the required CNR are listed in Table 1 for BP algorithm with TPMP scheduling [11] , BP with layered scheduling, and all other algorithms discussed in this paper with layered scheduling. Except that BP algorithms use floating simulations, other algorithms include a 6-bit quantization. The row ΔBP(TPMP) in the table indicates the average differences of required CNR for all the code rates compared to the BP(TPMP) algorithm. As can be seen from Table 1 , the proposed algorithm is only 0.147dB away from the standard BP algorithm [11] , and is about 0.15dB better than the MS-based algorithms in average. 
Comparison of Computation Complexity and Hardware Cost
Although the BER performance of BP-based algorithms outperforms the proposed algorithm, their computation complexity and hardware cost can not be neglected. The comparison of computation complexity and the hardware cost of the check node operation for one row (exclude the sign computation) are listed in Table 2 . is needed. After that, normalization factor or offset factor is applied to minimum and second minimum value, so additional calculations for the normalization factor γ and offset factor ε in Equation (5) and Equation (6) are needed. For the proposed algorithm, after the minimum value and the second minimum value are found, according to Equation (15), we require two more subtraction, two more shift operation and 2 subtraction for offset. For BP-based algorithm, Equation (10) or Equation (11) (10) or Equation (11) . For rate 9 10 with the biggest row weight |A(m)| of 32 among all the parity check matrices in ISDB-S2, the computation complexity relation between NMS, OMS, DMMS, AOMS, MMS, DM and the proposed method is 1.03 : 1.03 : 1.22 : 1.05 : 90 : 75 : 1.09. The computation complexity for the proposed algorithm is similar to MS-based algorithms, and much smaller compared to BP-based algorithms. Figure  6 (a) shows the relation of average computation complexity and average required CNR for all the rates in ISDB-S2. From the figure, we can see that the proposed algorithm consumes much less computation complexity compared to the BP-based algorithms but can achieve much better error correcting performance compared to MSbased algorithm with almost the same computation complexity.
We also estimate the hardware cost for one check node operation (exclude the sign operation) using gate counts. The estimation results are listed under column hardware cost with [adder5] and [adder6] indicating the cost of an adder or subtractor for 5 bits and 6 bits. Note that we assume a comparator shares a similar cost with an adder, and we neglected the cost for shifter. To keep almost the same clock cycles for one check node operation for all algorithms, MMS and DM require a parallel implementation of comparison, thus making the hardware cost almost |A(m)| times as the other algorithms. In Figure 6 (b), we show the relation of area cost and average required CNR for all the rates in ISDB-S2. The adder is estimated as 6 gates per bit and the LUT is estimated as 10 gates per bit. The figure demonstrates a similar trend as Figure 6 (a) that the proposed algorithm greatly reduces the area compared to the BP-based algorithms while achieves much better error correcting performance than MS-based algorithms. 
CONCLUSION
In this paper, in order to achieve high BER performance for satellite transmission services, a novel self-adjustable offset min-sum algorithm is proposed with the check node operation approximating BP algorithm. The correctness of the approximation is proved by mathematical induction through using Jacobian logarithm iteratively. The proposed algorithm is hardware-friendly compared to the BP-based algorithms and the simulation results show that the proposed algorithm can achieve an average of 0.15dB gain compared to Min-sum based algorithms.
